

FIG. 1A




FIG. 1B




FIG-2




FIG-3A

FIG-3B





FIG - 4



SECTOR PARTITION

FIG-5




FIG. 6




FIG. 7




FIG - 8

6/22




FIG. - E 9




FIG. - E 10




FIG. - E 11

7/22




FIG.—41 12.

8/22




FIG. 13




FIG. 14.




FIG. 15A




FIG. 15B




FIG. 16A




FIG. 16B

11/22




FIG. 17A

12/22




FIG. 2B, 17B

13/22




FIG. 17C





FIG. 18






FIG. 15/22 20A




FIG. 15/22 21A

16/22




FIG. ~~208~~ 218




FIG. 21C

17/22




FIG. 12B, 20B





FIG. 12D, 21D

18/22



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG. 22.

19/22




FIG. 23

20/22




FIG. 24

21/22




FIG. 25

22/22

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

~~TABLE 2~~ FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
unselected control gate	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
unselected bit line	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

$V_{SS} = 0V$, $V_{REF} = 1.5V$, $\delta V = 0.5V - 1V$

~~TABLE 2~~ FIG. 27